

Product Overview

The NSi810x devices are high reliability bidirectional isolators that are compatible with I²C interface. The NSi810x devices are AEC-Q100 qualified. The NSi810x devices are safety certified by UL1577 support several insulation withstand voltages (3.75kV_{rms}, 5kV_{rms}), while providing high electromagnetic immunity and low emissions at low power consumption. The I²C clock of the NSi810x is up to 2MHz, and the common-mode transient immunity (CMTI) is up to 150kV/us. Wide supply voltage of the NSi810x device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

Key Features

- Up to 5000V_{rms} Insulation voltage
- I²C Clock rate: up to 2MHz
- Power supply voltage: 2.5V to 5.5V
- AEC-Q100 Grade 1 qualified
- High CMTI: 150kV/us
- Chip level ESD: HBM: $\pm 6\text{kV}$
- High system level EMC performance:
Enhanced system level ESD, EFT, Surge immunity
- Isolation barrier life: >60 years
- Low power consumption: 1.5mA/ch (1 Mbps)
- Low propagation delay: <15ns
- Operation temperature: -40°C~125°C
- RoHS-compliant packages:
SOP8
SOW16

Safety Regulatory Approvals

- UL recognition: up to 5000V_{rms} for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

Applications

- Power over ethernet
- Isolated I²C, SMBus, or PMBus interface
- I²C level shifting
- Battery Management

Device Information

| Part Number | Package | Body Size |
|---------------|---------|------------------|
| NSi810xN-DSPR | SOP8 | 6.00mm × 5.00mm |
| NSi810xW-DSWR | SOW16 | 10.30mm × 7.50mm |

Functional Block Diagrams




Figure 1. NSi810xN Block Diagram




Figure 2. NSi810xW Block Diagram

INDEX

| | |
|---|-----------|
| 1. PACKAGE INFORMATION..... | 3 |
| 2. ABSOLUTE MAXIMUM RATINGS..... | 4 |
| 3. RECOMMENDED OPERATING CONDITIONS..... | 5 |
| 4. THERMAL CHARACTERISTICS..... | 5 |
| 5. SPECIFICATIONS..... | 5 |
| 5.1. ELECTRICAL CHARACTERISTICS..... | 5 |
| 5.2. TYPICAL PERFORMANCE CHARACTERISTICS..... | 9 |
| 5.3. PARAMETER MEASUREMENT INFORMATION..... | 10 |
| 6. HIGH VOLTAGE FEATURE DESCRIPTION..... | 10 |
| 6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS..... | 10 |
| 6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARACTERISTICS..... | 11 |
| 6.3. REGULATORY INFORMATION..... | 12 |
| 7. FUNCTION DESCRIPTION..... | 13 |
| 8. APPLICATION NOTE..... | 15 |
| 8.1. PCB LAYOUT..... | 15 |
| 9. PACKAGE INFORMATION..... | 16 |
| 10. ORDER INFORMATION..... | 17 |
| 11. TAPE AND REEL INFORMATION..... | 18 |
| 12. REVISION HISTORY..... | 22 |

1. Package Information




Figure 1.1 NSi8100N/NSi8101N Package

Table1.1 NSi8100N/ NSi8101N Pin Configuration and Description

| NSi8100N PIN NO. | NSi8101N PIN NO. | SYMBOL | FUNCTION |
|-------------------------|-------------------------|------------------|--|
| 1 | 1 | VDD ₁ | Power Supply for Isolator Side 1 |
| 2 | 2 | SDA ₁ | Serial data input /output, Side 1 |
| 3 | 3 | SCL ₁ | Serial clock input /output, Side 1 |
| 4 | 4 | GND ₁ | Ground 1, the ground reference for Isolator Side 1 |
| 5 | 5 | GND ₂ | Ground 2, the ground reference for Isolator Side 2 |
| 6 | 6 | SCL ₂ | Serial clock input /output, Side 2 |
| 7 | 7 | SDA ₂ | Serial data input /output, Side 2 |
| 8 | 8 | VDD ₂ | Power Supply for Isolator Side 2 |




Figure 1.2 NSi8100W/ NSi8101W Package

Table6.2 NSi8100W/ NSi8101W Pin Configuration and Description

| NSi8100W PIN NO. | NSi8101W PIN NO. | SYMBOL | FUNCTION |
|-------------------------|-------------------------|------------------|--|
| 1 | 1 | GND ₁ | Ground 1, the ground reference for Isolator Side 1 |
| 2 | 2 | NC | No Connection. |
| 3 | 3 | VDD ₁ | Power Supply for Isolator Side 1 |
| 4 | 4 | NC | No Connection. |
| 5 | 5 | SDA ₁ | Serial data input /output, Side 1 |
| 6 | 6 | SCL ₁ | Serial clock input /output, Side 1 |
| 7 | 7 | GND ₁ | Ground 1, the ground reference for Isolator Side 1 |
| 8 | 8 | NC | No Connection. |
| 9 | 9 | GND ₂ | Ground 2, the ground reference for Isolator Side 2 |
| 10 | 10 | NC | No Connection. |
| 11 | 11 | SCL ₂ | Serial clock input /output, Side 2 |
| 12 | 12 | SDA ₂ | Serial data input /output, Side 2 |
| 13 | 13 | NC | No Connection. |
| 14 | 14 | VDD ₂ | Power Supply for Isolator Side 2 |
| 15 | 15 | NC | No Connection. |
| 16 | 16 | GND ₂ | Ground 2, the ground reference for Isolator Side 2 |

2. Absolute Maximum Ratings

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|---------------------------------|--|------------|------------|----------------------|-------------|--|
| Power Supply Voltage | VDD1, VDD2 | -0.5 | | 6.5 | V | |
| Maximum Input Voltage | SDA ₁ , SDA ₂ , SCL ₁ , SCL ₂ | -0.4 | | VDD+0.4 ¹ | V | |
| Maximum Input Pulse Voltage | SDA ₁ , SDA ₂ , SCL ₁ , SCL ₂ | -0.8 | | VDD+0.8 | V | Pulse width should be less than 100ns, and the duty cycle should be less than 10% |
| Output current | I _O | -15 | | 15 | mA | |
| Maximum Surge Isolation Voltage | V _{IOSM} | | | 5.3 | kV | |
| Operating Temperature | T _{opr} | -40 | | 125 | °C | |
| Storage Temperature | T _{stg} | -40 | | 150 | °C | |
| Electrostatic discharge | HBM | | | ±6000 | V | |
| | CDM | | | ±2000 | V | |

¹The maximum voltage must not exceed 6.5V.

3. Recommended Operating Conditions

| Parameters | Symbol | min | typ | max | unit |
|--------------------------------|------------|-----|-----|-----|------|
| Power Supply Voltage | VDD1, VDD2 | 2.5 | | 5.5 | V |
| Operating Temperature | Topr | -40 | | 125 | °C |
| Side1 High Level Input Voltage | VIH1 | 0.6 | | | V |
| Side1 Low Level Input Voltage | VIL1 | | | 0.4 | V |
| Side2 High Level Input Voltage | VIH2 | 2 | | | |
| Side2 Low Level Input Voltage | VIL2 | | | 0.8 | |
| Data rate | DR | 0 | | 2 | Mbps |

4. Thermal Characteristics

| Parameters | Symbol | SOW16 | SOP8 | Unit |
|---|----------------------|-------|-------|------|
| IC Junction-to-Air Thermal Resistance | θ_{JA} | 86.5 | 137.7 | °C/W |
| Junction-to-case (top) thermal resistance | $\theta_{JC\ (top)}$ | 49.6 | 54.9 | °C/W |
| Junction-to-board thermal resistance | θ_{JB} | 49.7 | 71.7 | °C/W |

5. Specifications

5.1. Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|--------------------------------|--------------------|------|------|-----|-------|----------------------------------|
| Power on Reset | VDD _{POR} | | 2.2 | | V | POR threshold as during power-up |
| | VDD _{HYS} | | 0.1 | | V | POR threshold Hysteresis |
| Start Up Time after POR | trbs | | 40 | | usec | |
| Common Mode Transient Immunity | CMTI | ±100 | ±150 | | kV/us | |
| SDA,SCL logic low leakage | IIL | | | 15 | uA | |
| Side 1 Logic Level | | | | | | |
| Input Threshold | V _{ILT1} | 400 | | | mV | Input Threshold at rising edge |
| | V _{IHT1} | | | 600 | mV | |

| | | | | | | |
|---|------------------|-----|-----|-----|----|--|
| | V_{IT_HYS1} | | 100 | | mV | Input Threshold Hysteresis |
| Low Level Output Voltage | V_{OL1} | 650 | | 800 | mV | $I_{OL} \leq 4\text{mA}, R_{PULL\ UP}=1\text{K}$ |
| Low-level output voltage to high-level input voltage threshold difference | ΔV_{OT1} | 70 | | | mV | |
| Side 2 Logic Level | | | | | | |
| Input Threshold | V_{ILT2} | | 1.6 | | V | Input Threshold at rising edge |
| | V_{IT_HYS2} | | 0.4 | | V | Input Threshold Hysteresis |
| High Level Input Voltage | V_{IH2} | 2.0 | | | V | |
| Low Level Input Voltage | V_{IL2} | | | 0.8 | V | |
| Low Level Output Voltage | V_{OL} | | | 0.5 | V | $I_{OL} \leq 30\text{mA}$ |

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|-------------------|---------------|-----|------|------|------|--|
| NSi8100 | | | | | | |
| Supply current | $I_{DD1}(Q0)$ | | 5.10 | 7.5 | mA | All Input 0V |
| | $I_{DD2}(Q0)$ | | 3.96 | 5.7 | mA | |
| | $I_{DD1}(Q1)$ | | 2.52 | 3.6 | mA | All Input at supply |
| | $I_{DD2}(Q1)$ | | 1.78 | 2.5 | mA | |
| | $I_{DD1}(2M)$ | | 3.83 | 5.7 | mA | All Input with 2MHz, |
| | $I_{DD2}(2M)$ | | 2.78 | 4.2 | mA | $C_L=15\text{pF}$ |
| NSi8101 | | | | | | |
| | $I_{DD1}(Q0)$ | | 4.08 | 6.12 | mA | All Input 0V |
| | $I_{DD2}(Q0)$ | | 2.81 | 4.22 | mA | |
| | $I_{DD1}(Q1)$ | | 1.6 | 2.4 | mA | All Input at supply |
| | $I_{DD2}(Q1)$ | | 1.69 | 2.54 | mA | |
| | $I_{DD1}(2M)$ | | 2.65 | 3.98 | mA | All Input with 2MHz, |
| | $I_{DD2}(2M)$ | | 4 | 6 | mA | $C_L=15\text{pF}$ |
| Clock rate | DR | 0 | | 2 | MHz | |
| Propagation Delay | t_{PLH12} | | 24.8 | 37.2 | ns | See figure 2.6, $R1=1500\Omega, R2=500\Omega,$ NO LOAD |
| | t_{PHL12} | | 32.8 | 49.2 | ns | See figure 2.6, $R1=1500\Omega, R2=500\Omega,$ |

| | | | | | |
|------------------------|-------------|------|------|----|--|
| | | | | | NO LOAD |
| | t_{PLH21} | 24 | 36 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD |
| | t_{PHL21} | 38 | 57 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD |
| Pulse Width Distortion | PWD_{12} | 8 | 12 | ns | $ t_{PHL12} - t_{PLH12} $ |
| | PWD_{21} | 14 | 21 | ns | $ t_{PHL21} - t_{PLH21} $ |
| Falling Time | t_{f1} | 10.6 | 15.9 | ns | $C_L = 30\text{pF}$ |
| | t_{f2} | 22.8 | 34.2 | ns | $C_L = 300\text{pF}$ |

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 3.3V, VDD2 = 3.3V, Ta = 25°C)

| Parameters | Symbol | Min | Typ | Max | Unit | Comments | |
|-------------------|---------------|-----|------|------|------|--|--|
| NSi8100 | | | | | | | |
| | $I_{DD1}(Q0)$ | | 4.96 | 7.4 | mA | All Input 0V | |
| | $I_{DD2}(Q0)$ | | 3.85 | 5.6 | mA | | |
| | $I_{DD1}(Q1)$ | | 2.40 | 3.5 | mA | All Input at supply | |
| | $I_{DD2}(Q1)$ | | 1.68 | 2.4 | mA | | |
| Supply current | $I_{DD1}(2M)$ | | 3.69 | 5.6 | mA | All Input with 2MHz, | |
| | $I_{DD2}(2M)$ | | 2.67 | 4.2 | mA | $C_L=15\text{pF}$ | |
| NSi8101 | | | | | | | |
| | $I_{DD1}(Q0)$ | | 4 | 6 | mA | All Input 0V | |
| | $I_{DD2}(Q0)$ | | 2.72 | 4.08 | mA | | |
| | $I_{DD1}(Q1)$ | | 1.53 | 2.3 | mA | All Input at supply | |
| | $I_{DD2}(Q1)$ | | 1.61 | 2.42 | mA | | |
| | $I_{DD1}(2M)$ | | 2.68 | 4.02 | mA | All Input with 2MHz, | |
| | $I_{DD2}(2M)$ | | 3.48 | 5.22 | mA | $C_L=15\text{pF}$ | |
| Clock rate | DR | 0 | | 2 | MHz | | |
| Propagation Delay | t_{PLH12} | | 29 | 43.5 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD | |
| | t_{PHL12} | | 39.8 | 59.7 | ns | See figure 2.6, | |

| | | | | | |
|------------------------|-------------------|------|------|----|--|
| | | | | | R1=1500Ω, R2=500Ω, NO LOAD |
| | t_{PLH21} | 30 | 45 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD |
| | t_{PHL21} | 61 | 91.5 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD |
| Pulse Width Distortion | PWD ₁₂ | 10.8 | 16.2 | ns | $ t_{PHL12} - t_{PLH12} $ |
| | PWD ₂₁ | 31 | 46.5 | ns | $ t_{PHL21} - t_{PLH21} $ |
| Falling Time | t_{f1} | 15.6 | 23.4 | ns | $C_L = 30\text{pF}$ |
| | t_{f2} | 32 | 48 | ns | $C_L = 300\text{pF}$ |

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 2.5V, VDD2 = 2.5V, Ta = 25°C)

| Parameters | Symbol | Min | Typ | Max | Unit | Comments |
|-------------------|-----------------------|-----|------|------|------|--|
| NSi8100 | | | | | | |
| Supply current | I _{DD1} (Q0) | | 4.89 | 7.3 | mA | All Input 0V |
| | I _{DD2} (Q0) | | 3.79 | 5.5 | mA | |
| | I _{DD1} (Q1) | | 2.34 | 3.4 | mA | All Input at supply |
| | I _{DD2} (Q1) | | 1.63 | 2.3 | mA | |
| | I _{DD1} (2M) | | 3.61 | 5.4 | mA | All Input with 2MHz, $C_L=15\text{pF}$ |
| | I _{DD2} (2M) | | 2.59 | 4 | mA | |
| NSi8101 | | | | | | |
| | I _{DD1} (Q0) | | 3.95 | 5.93 | mA | All Input 0V |
| | I _{DD2} (Q0) | | 2.67 | 4.01 | mA | |
| | I _{DD1} (Q1) | | 1.5 | 2.25 | mA | All Input at supply |
| | I _{DD2} (Q1) | | 1.57 | 2.36 | mA | |
| | I _{DD1} (2M) | | 2.81 | 4.21 | mA | All Input with 2MHz, $C_L=15\text{pF}$ |
| | I _{DD2} (2M) | | 2.86 | 4.28 | mA | |
| Clock rate | DR | 0 | | 2 | MHz | |
| Propagation Delay | t_{PLH12} | | 33 | 49.5 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD |

| | | | | | | |
|------------------------|-------------|--|-----|------|----|--|
| | t_{PHL12} | | 52 | 78 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD |
| | t_{PLH21} | | 47 | 70.5 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD |
| | t_{PHL21} | | 100 | 150 | ns | See figure 2.6, R1=1500Ω, R2=500Ω, NO LOAD |
| Pulse Width Distortion | PWD_{12} | | 19 | 28.5 | ns | $ t_{PHL12} - t_{PLH12} $ |
| | PWD_{21} | | 53 | 79.5 | ns | $ t_{PHL21} - t_{PLH21} $ |
| Falling Time | t_f1 | | 22 | 33 | ns | $C_L = 30\text{pF}$ |
| | t_f2 | | 36 | 54 | ns | $C_L = 300\text{pF}$ |

5.2. Typical Performance Characteristics




Figure 5.1 Rising Edge Propagation Delay Vs Temp




Figure 5.2 Falling Edge Propagation Delay Vs Temp




Figure 5.3 Rising Edge Propagation Delay Vs Temp




Figure 5.4 Falling Edge Propagation Delay Vs Temp




Figure 5.5 Falling time(@27pF) Vs Temp




Figure 5.6 Falling time(@300pF) Vs Temp

5.3. Parameter Measurement Information





Figure 5.7 Switching Characteristic Test Circuit and Voltage Waveforms




Figure 5.8 Common-Mode Transient Immunity Test Circuit

6. High Voltage Feature Description

6.1. Insulation And Safety Related Specifications

| Parameters | Symbol | Value | | Unit | Comments |
|--------------------------------------|--------|-------|-------|------|---|
| | | SOP8 | SOW16 | | |
| Minimum External Air Gap (Clearance) | L(I01) | 4.0 | 8.0 | mm | Shortest terminal-to-terminal distance through air |
| Minimum External Tracking (Creepage) | L(I02) | 4.0 | 8.0 | mm | Shortest terminal-to-terminal distance across the package surface |

| | | | | |
|---|-----|------|----|---------------------------------------|
| Minimum internal gap | DTI | 20 | um | Distance through insulation |
| Tracking Resistance(Comparative Tracking Index) | CTI | >400 | V | DIN EN 60112 (VDE 0303-11); IEC 60112 |
| Material Group | | II | | |

6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARACTERISTICS

| Description | Test Condition | Symbol | Value | | Unit |
|---|--|--------------------|-----------|-----------|----------|
| | | | SOP8 | SOW16 | |
| Installation Classification per DIN VDE 0110 | | | | | |
| For Rated Mains Voltage $\leq 150\text{V}_{\text{rms}}$ | | | I to IV | I to IV | |
| For Rated Mains Voltage $\leq 300\text{V}_{\text{rms}}$ | | | I to III | I to IV | |
| For Rated Mains Voltage $\leq 400\text{V}_{\text{rms}}$ | | | I to III | I to IV | |
| Climatic Classification | | | 10/105/21 | 10/105/21 | |
| Pollution Degree per DIN VDE 0110, Table 1 | | | 2 | 2 | |
| Maximum repetitive isolation voltage | | V_{IORM} | 565 | 1166 | Vpeak |
| Maximum working isolation voltage | AC | V_{IOWM} | 400 | 824 | Vrms |
| | DC | | 565 | 1166 | Vpeak |
| Input to Output Test Voltage, Method B1 | $V_{\text{IORM}} \times 1.5 = V_{\text{pd(m)}}, 100\% \text{ production test}, t_{\text{ini}} = t_m = 1 \text{ sec, partial discharge} < 5 \text{ pC}$ | $V_{\text{pd(m)}}$ | 847 | 1749 | Vpeak |
| Input to Output Test Voltage, Method A | | | | | |
| After Environmental Tests Subgroup 1 | $V_{\text{IORM}} \times 1.2 = V_{\text{pd(m)}}, t_{\text{ini}} = 60 \text{ sec, } t_m = 10 \text{ sec, partial discharge} < 5 \text{ pC}$ | $V_{\text{pd(m)}}$ | 678 | 1399 | Vpeak |
| After Input and /or Safety Test Subgroup 2 and Subgroup 3 | $V_{\text{IORM}} \times 1.2 = V_{\text{pd(m)}}, t_{\text{ini}} = 60 \text{ sec, } t_m = 10 \text{ sec, partial discharge} < 5 \text{ pC}$ | $V_{\text{pd(m)}}$ | 678 | 1399 | Vpeak |
| Maximum transient isolation voltage | $t = 60 \text{ sec}$ | V_{IOTM} | 5300 | 7000 | Vpeak |
| Maximum Surge Isolation Voltage | Test method per IEC60065,1.2/50us waveform, $V_{\text{TEST}}=1.3 \times V_{\text{IOSM}}$ | V_{IOSM} | 5384 | 5384 | Vpeak |
| Isolation resistance | $V_{\text{IO}}=500\text{V}$ | R_{IO} | $>10^9$ | $>10^9$ | Ω |
| Isolation capacitance | $f = 1\text{MHz}$ | C_{IO} | 0.6 | 0.6 | pF |
| Input capacitance | | C_I | 2 | 2 | pF |

| | | | | | |
|---|---|----|-----|------|----|
| Total Power Dissipation at 25 °C | | Ps | | 1499 | mW |
| Safety input, output, or supply current | $\theta_{JA} = 140 \text{ }^{\circ}\text{C/W}$, $V_I = 5.5 \text{ V}$, $T_J = 150 \text{ }^{\circ}\text{C}$, $T_A = 25 \text{ }^{\circ}\text{C}$ | Is | 160 | | mA |
| | $\theta_{JA} = 84 \text{ }^{\circ}\text{C/W}$, $V_I = 5.5 \text{ V}$, $T_J = 150 \text{ }^{\circ}\text{C}$, $T_A = 25 \text{ }^{\circ}\text{C}$ | | 237 | | mA |
| Case Temperature | | Ts | 150 | 150 | °C |




Figure 6.1 NSi8100N/NSi8101N Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-




Figure 6.2 NSi8100W/NSi8101W Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

6.3. Regulatory Information

The NSi8100N/NSi8101N are approved by the organizations listed in table.

| CUL | | VDE | CQC |
|--|--|--|---|
| UL 1577 Component Recognition Program ¹ | Approved under CSA Component Acceptance Notice 5A | DIN VDE V 0884-11(VDE V 0884-11):2017-01 ² | Certified by CQC11-471543-2012 GB4943.1-2011 |
| Single Protection, 3750V _{rms} Isolation voltage | Single Protection, 3750V _{rms} Isolation voltage | Basic Insulation 565Vpeak, $V_{IOSM}=5384\text{Vpeak}$ | Basic insulation at 400V _{rms} (565Vpeak) |

| | | | |
|----------------|----------------|--------------------------|----------------|
| File (E500602) | File (E500602) | File (5024579-4880-0001) | File (pending) |
|----------------|----------------|--------------------------|----------------|

¹ In accordance with UL 1577, each NSi8100N/NSi8101N is proof tested by applying an insulation test voltage $\geq 4500 \text{ V}_{\text{rms}}$ for 1 sec.

² In accordance with DIN VDE V 0884-11, each NSi8100N/NSi8101N is proof tested by applying an insulation test voltage $\geq 847 \text{ V}$ peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN VDE V 0884-11.

The NSi8100W/NSi8101W are approved by the organizations listed in table.

| CUL | VDE | CQC | |
|---|---|--|--|
| UL 1577 Component Recognition Program ¹ | Approved under CSA Component Acceptance Notice 5A | DIN VDE V 0884-11(VDE V 0884-11):2017-01 ² | Certified by CQC11-471543-2012 GB4943.1-2011 |
| Single Protection, 5000V _{rms} Isolation voltage | Single Protection, 5000V _{rms} Isolation voltage | Basic Insulation 849Vpeak, $V_{\text{IOSM}}=5384\text{Vpeak}$ | Basic insulation at 800V _{RMS} (1131Vpeak) Reinforced insulation at 400V _{rms} (565Vpeak) |
| File (E500602) | File (E500602) | File (5024579-4880-0001) | File (pending) |

¹ In accordance with UL 1577, each NSi8100W/NSi8101W is proof tested by applying an insulation test voltage $\geq 6000 \text{ V}$ rms for 1 sec.

² In accordance with DIN VDE V 0884-11, each NSi8100W/NSi8101W is proof tested by applying an insulation test voltage $\geq 1273 \text{ V}$ peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN VDE V 0884-11 approval.

7. Function Description

The NSi810x is a bidirectional isolator based on a capacitive isolation barrier technique. The NSi810x devices are compatible with I²C interface. Internally, the I²C interface is split into two unidirectional channels communicating in opposing directions via a dedicate capacitive isolation channel for each. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSi8100 devices are high reliability dual-channel bidirectional isolators for clock and data lines while NSi8101 has a bidirectional data and a unidirectional clock channel. The NSi8100 is suitable for multi-master application while NSi8101 is useful in a single master application.

The Side 2 logic levels of NSi810x are standard I²C value, and the maximum load for side 2 is $\leq 400\text{pF}$. So multiple NSi810x devices connected to a bus by their Side 2 pins can communicate with each other and with other I²C compatible devices.

The Side 1 logic levels of NSi810x are not standard value. The output low level of NSi810x is 650mV, while low-level output voltage to high-level input voltage threshold is 50mV. This prevents an output logic low at Side 1 being transmitted back to Side 2 and pulling down the I²C bus.

The NSi810x devices are AEC-Q100 qualified. The NSi810x device is safety certified by UL1577 support several insulation withstand voltages (3.75kV_{rms}, 5kV_{rms}), while providing high electromagnetic immunity and low emissions at low power consumption. The I²C clock of the NSi810x is up to 2MHz, and the common-mode transient immunity (CMTI) is up to 150kV/us. Wide supply voltage of the NSi810x device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.




Figure 7.1 Simplified Channel Diagram




Figure 7.2 OOK Based Modulation Scheme

The Table 4.1 shows the functional of NSi810x. The NSi810x is high impedance output when VDDIN is unready and VDDOUT is ready as shown in.

Table 4.1 Output status vs. power status

| Input | VDD1 status | VDD2 status | Output | Comment |
|--------------|------------------------|------------------------|---------------|---|
| H | Ready | Ready | Z | Normal operation. |
| L | Ready | Ready | L | |
| X | Unready | Ready | Z | The output follows the same status with the input within 60us after input side VDD1 is powered on. |
| X | Ready | Unready | X | The output follows the same status with the input within 60us after output side VDD2 is powered on. |

8. Application Note

8.1. Pcb Layout

The NSi810x requires a $0.1 \mu\text{F}$ bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 8.1 to Figure 8.4 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. The pull-up resistors required for both Side 1 and Side 2 buses. And the value of the resistors depend on the number of I²C devices on the bus.




Figure 8.1 Recommended PCB Layout — Top Layer



Figure 8.2 Recommended PCB Layout — Bottom Layer




Figure 8.3 Recommended PCB Layout — Top Layer




Figure 8.4 Recommended PCB Layout — Bottom Layer

9. Package Information




Figure 9.1 SOP8 Package Shape and Dimension in millimeters






Figure 9.2 SOW16 Package Shape and Dimension in millimeters

10. Order Information

| <i>Part No.</i> | <i>Isolation Rating(kV)</i> | <i>Number of side 1 inputs</i> | <i>Number of side 2 inputs</i> | <i>Max Clock Rate (MHz)</i> | <i>Temperature</i> | <i>MSL</i> | <i>Automotive</i> | <i>Package</i> | <i>SPQ</i> |
|-----------------|-----------------------------|--------------------------------|--------------------------------|-----------------------------|--------------------|------------|-------------------|----------------|------------|
| NSi8100N | 3.75 | 2 | 2 | 2 | -40 to 125 °C | 1 | NO | SOP8 | 2500 |
| NSi8101N | 3.75 | 2 | 1 | 2 | -40 to 125 °C | 1 | NO | SOP8 | 2500 |
| NSi8100W | 5 | 2 | 2 | 2 | -40 to 125 °C | 2 | NO | SOW16 | 1000 |
| NSi8101W | 5 | 2 | 1 | 2 | -40 to 125 °C | 2 | NO | SOW16 | 1000 |

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.
All devices are AEC-Q100 qualified.

11. Tape and Reel Information



| PRODUCT SPECIFICATION | | | | | | |
|-----------------------|---------|---------|-----------|----------|---|---------|
| TAPE WIDTH | ØA ±2.0 | ØN ±2.0 | W1 | W2 (MAX) | W3 | E (MIN) |
| 08MM | 330 | 178 | 8.4 ±1.5 | 14.4 | SMALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE | 5.5 |
| 12MM | 330 | 178 | 12.4 ±2.0 | 18.4 | | 5.5 |
| 16MM | 330 | 178 | 16.4 ±2.0 | 22.4 | | 5.5 |
| 24MM | 330 | 178 | 24.4 ±2.0 | 30.4 | | 5.5 |
| 32MM | 330 | 178 | 32.4 ±2.0 | 38.4 | | 5.5 |

| SURFACE RESISTIVITY | | | |
|---------------------|---|----------------------|------------|
| LEGEND | SR RANGE | TYPE | COLOUR |
| A | BELOW 10 ¹² | ANTISTATIC | ALL TYPES |
| B | 10 ⁸ TO 10 ¹¹ | STATIC DISSIPATIVE | BLACK ONLY |
| C | 10 ⁸ & BELOW 10 ⁵ | CONDUCTIVE (GENERIC) | BLACK ONLY |
| E | 10 ⁸ TO 10 ¹¹ | ANTISTATIC (COATED) | ALL TYPES |






Figure 11.1 Tape and Reel Information of SOP8



ARBOR HOLE
DETAIL A
SCALE : 3:1

| PRODUCT SPECIFICATION | | | | | | |
|-----------------------|---------|---------|------------------|----------|---|---------|
| TAPE WIDTH | ØA ±2.0 | ØN ±2.0 | W1 | W2 (MAX) | W3 | E (MIN) |
| 08MM | 330 | 178 | 8.4 +1.5 / -0.0 | 14.4 | SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE | 5.5 |
| 12MM | 330 | 178 | 12.4 +2.0 / -0.0 | 18.4 | | 5.5 |
| 16MM | 330 | 178 | 16.4 +2.0 / -0.0 | 22.4 | | 5.5 |
| 24MM | 330 | 178 | 24.4 +2.0 / -0.0 | 30.4 | | 5.5 |
| 32MM | 330 | 178 | 32.4 +2.0 / -0.0 | 38.4 | | 5.5 |

| SURFACE RESISTIVITY | | | |
|---------------------|---|----------------------|------------|
| LEGEND | SR RANGE | TYPE | COLOUR |
| A | BELOW 10 ¹² | ANTISTATIC | ALL TYPES |
| B | 10 ⁸ TO 10 ¹¹ | STATIC DISSIPATIVE | BLACK ONLY |
| C | 10 ⁵ & BELOW 10 ⁵ | CONDUCTIVE (GENERIC) | BLACK ONLY |
| E | 10 ⁸ TO 10 ¹¹ | ANTISTATIC (COATED) | ALL TYPES |




Figure 11.2 Tape and Reel Information of SOW16

12. Revision History

| Revision | Description | Date |
|----------|---|------------|
| 1.0 | Original | 2017/11/15 |
| 1.1 | Change to Ordering information | 2018/3/26 |
| 1.2 | Add maximum operation current specification. | 2018/6/20 |
| 1.3 | Change block diagram | 2018/7/28 |
| 1.4 | Change “Start Up Time after POR” specification to 40us | 2018/8/25 |
| 1.5 | Add “Maximum Input Pulse Voltage” | 2018/10/9 |
| 1.6 | Change to Ordering information | 2018/12/20 |
| 1.7 | Change Certification Information, Add “SDA,SCL logic low leakage” | 2019/11/15 |
| 1.8 | Add RecommenDed operating conditions | 2020/2/27 |
| 1.9 | Update format | 2021/2/25 |
| 2.0 | Changed MSL | 2021/3/29 |
| 2.1 | Change Tape and Reel Information of SOW16 | 2021/5/24 |
| 2.2 | Corrected NSi810xW MSL to 2 | 2021/6/28 |